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Abstract. The verication of safety-critical systems has become an area
of increasing importance in computer science. The notion of reactive sys-
tem has emerged to concentrate on problems related to the control of
interaction and response-time in mission-critical systems. Synchronous
languages have proved to be well-adapted to the verication of reactive
systems. It is nonetheless commonly argued that real-life systems often
do not satisfy the strong hypotheses assumed by the synchronous ap-
proach: they are not synchronous. Protocols have however been proposed
(e.g. in [1]) to provide an abstract synchronous specication on top of
real-time architectures (e.g. loosely time-triggered architectures or LT-
TA). This abstract model is designed so as to satisfy the synchronous hy-
potheses and meet the implementation architecture constraints. It makes
it possible to design, specify and verify reactive systems in the context of
the synchronous approach. In this aim, the present article formalizes the
LTTA protocol in the theorem prover Coq and proves its correctness.
1 Introduction
The synchronous approach. The verication of safety-critical systems has be-
come an area of increasing importance in computer science because of the con-
stant progression of software developments in sensitive elds like medicine, com-
munication, transportation and (nuclear) energy. The notion of reactive system
has emerged to concentrate on problems related to the control of interaction and
response-time in mission-critical systems. These strong requirements lead to the
development of specic programming languages and related verication tools for
reactive systems. The verication of a reactive system can be done by elaborat-
ing a discrete model of the system (i.e. as a nite-state machine) specied in
a dedicated language (e.g. a synchronous programming language) and then by
checking a property against the model (i.e. model checking). Model checking has
been used at an industrial scale.
The Coq proof-assistant. When a property involves parameters or non-linear
numerical terms, its verication by model checking is not straightforward and
can sometimes be tedious. Another possibility to verify a reactive system is the
use of a theorem prover such as Coq [9]. For instance, the semantics of the
synchronous language Signal [8] has been formalized in Coq and the correctness
of a steam-boiler implemented in Signal has been proved [6]. Coq [9] is a proof-
assistant for higher-order logic. It allows the development of computer programs
that are consistent with their formal specication. The logical language used
in Coq is a variety of type theory, the Calculus of Inductive Constructions [10].
Due to the high expressive capability of this logic, proofs in Coq requires human-
interaction to direct the strategy. The prover can nonetheless automate its most
tedious and mechanical parts. Indeed, decisions procedures are implemented.
Synchronous languages (e.g. Esterel [3], Lustre [5], Signal [2]) have proved
to be well adapted to the verication of reactive systems. Unfortunately, real
systems often do not satisfy the strong hypotheses assumed by the synchronous
approach: they are not synchronous.
Loosely Time-Triggered Architectures. A distributed real-time control system
has a time-triggered nature just because the physical system for control is bound
to physics. A loosely time-triggered architecture (LTTA) is one in which:
{ Bus access is quasi-periodic and non-blocking
{ Read and write operations are independent
{ Values are sustained by the bus and periodically refreshed.
The clock rates at which data are, written to, updated by, read from the bus
are not synchronous: a LTTA is a multi-clocked control system in which clocks
are moreover bound to physical time and deviate one from each others. Here,
the term polychronous refers to this multi-clocked feature. The LTTA has been
extensively investigated in [4] and used in several major industries.
Logical clocks on top of LTTAs. That is why a protocol is proposed in [1] which
provides an abstract level on top of an LTTA. This abstract level is such that the
the synchronous hypotheses are satised. It is then possible to design, specify
and verify reactive systems in the context of the synchronous approach.
Outline. In Section 2, we describe the protocol. Section 3 is devoted to previous
work, especially partial proofs of the protocol by model checking. In Section 4, we
explain our formalization in Coq, and we show in section 5 how this approach can
be used as a generic formal framework to prove other implementations. Finally,
we conclude in Section 6.
2 Description of the protocol
The LTTA is composed of three devices, a writer, a bus, and a reader. Each
device d is activated by its own, approximately periodic, clock (denoted by a
function t
d
).
Writer. At the nth clock tick (time t
w
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w
(n)
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Bus. At t
b
(n), the bus bus fetches y
w
to store in the input buer of the reader,
denoted by y
b
. Thus, at any time t, the reader input buer is dened by:
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Reader. At t
r
(n), the reader loads the input buer y
b
into the variables x(n)
and b(n):
y
r
= (x(n); b(n)) = y
b
(t
r
(n)) (3)
Then, in a similar manner as for an alternating bit protocol, the reader extracts
x(n) i b(n) has changed. This is by the sequence m of ticks where b changes:
m(0) = 0 ; m(n) = inffk > m(n  1) j b(k) 6= b(k   1)g
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Example. We illustrate the protocol by the following picture. Notice the role of
the ag b: if the writer sends the same value along x
w
twice, the boolean ag
switch ensures that this value will be read twice on x
r
. On the opposite, if the
value is sent once along x
w
and read twice along x
r
, the boolean ag samples
the excess of reading.
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Flag switches are detected by the reader by a non predictable but bounded
delay according to physical time: perfect physical synchrony is lost.
Correctness of the protocol. We dene here the expected behavior. In any exe-
cution of the protocol, the sequences x
w
and x
r
must coincide, i.e.,
8n  x
r
(n) = x
w
(n) (5)
In order to prove the correctness of the protocol, we need to prove that, under
some hypotheses on the clocks, the property (5) is true.
3 Previous work
In [1], the following theorem is proved by hand.
Theorem 1 (sampling theorem). The LTTA protocol satises the proper-
ty (5) i the following conditions hold:
w  b , and
j
w
b
k

r
b
; (6)
where w, b and r are the respective periods of the clocks of the writer, the bus
and the reader, and where, for x 2 R, bxc denotes the largest integer less or
equal to x.
Since w  b then w=2b < bw=bc. Also note that, if w=b is large then bw=bc 
w=b and bw=bc  w=b. Hence, if b  0 (i.e. the bus is fast), then the conditions
of theorem 1 reduce to:
w  b ; w > r:
In [1], it was shown using symbolic model-checking that a discrete SIGNAL mod-
el of the LTTA protocol (i.e. a nite-state approximation of the actual protocol)
satised the desirable requirement of ensuring a coherent distribution of clocks.
However, the assumptions ensuring correctness of the actual LTTA protocol are
quantitative in nature (tolerance bounds for the relative periods, and time vari-
ations, of the dierent clocks). For the protocol to be correct, the clocks must
be quasi-periodic (periods can vary within certain specied bounds), and must
relate to each other within some specied bounds.
In order to allow for standard model checking techniques to be used, two
kinds of abstractions of the protocol are necessary:
{ It is clear that this protocol and the property to be veried are data-
independent w.r.t. the type X of data which is transmitted. Therefore, it
is sucient to verify this protocol with a nite set of nite instantiations of
the type X . It is then possible to deduce the correctness of the protocol for
any instantiation of the type X , by applying theorems proved in [7]. Howev-
er,in [1], only the instantiation of X by the type of booleans is considered.
It is not proved and not evident that the correctness of the protocol for this
instantiation is sucient to prove the correctness of the protocol for any
instantiation of X .
{ Conditions (6) are abstraction by conditions on ordering between events.
The rst condition, w  b, is abstracted by the predicate:
w  b$ never two t
w
between two t
b
. (7)
The abstraction of the second condition, bw=bc  r=b requires the following
denition of the rst instant (of the bus) 
b
(n) where the bus can fetch the
nth writing:

b
(n) = minf t
b
(p) j t
b
(p) > t
w
(n) g
The second condition is then restated as the requirement (8) that no two
successive 
b
can occur between two successive t
r
:
j
w
b
k

r
b
$ never two 
b
between two successive t
r
. (8)
This verication has been done twice: with Lustre and its model checker Lesar;
and with Signal and its model checker Sigali.
4 Abstraction and formalization in Coq
We investigate the use of the theorem prover Coq as a general formal framework
for any implementation of the protocol for LTTAs. In this section we describe
our formalization in Coq. The translation of the specication is quite straight-
forward. We introduce some syntactical elements of Coq to illustrate this point.
4.1 Data, Time and Clocks
Data The type of data is seen as an abstract data type D (Data in Coq). We
do not need any relation or hypothesis on this type. It was not the case in the
proof by model checking [1] where D was supposed to be the type of booleans.
Parameter Data : Set.
Physical time. Physical time is also seen as an abstract data type i.e., a type T
(Time in Coq), a binary predicate  (time le in Coq) and the assumption that
 is reexive, transitive and total. We do not assume time is discrete. These are
the only hypotheses on physical time we need for our proof.
8t 2 T ; t  t
8t
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; t
3
2 T ; t
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) t
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1
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2
_ t
2
 t
1
In Coq, it is written
Variable Time : Type.
Variable time le : Time->Time->Prop.
Hypothesis time le reflexive :
(t:Time)(time le t t).
Hypothesis time le transitive :
(t1,t2,t3:Time)(time le t1 t2)->(time le t2 t3)->(time le t1 t3).
Hypothesis time le total :
(t1,t2:Time)(time le t1 t2)(time le t2 t1).
The keywords Variable and Hypothesismean that it will be possible to instan-
tiate those type (for example, by the type of reals available in Coq), relation and
hypotheses in order to obtain specializations of the proved theorems. We will
then be able to prove stronger theorems depending on particular instantiations.
Clocks. A clock c is modeled by two (possibly partial) functions. The rst one,
t
c
(time in Coq), maps any natural number n in its domain to the instant t 2 T
when nth sampling tick occurs. The only assumption on this function is that it
is strictly monotonic (monotonicity in Coq). The second function, l
c
(lTick in
Coq), maps any time t 2 T to the number of the occurrence of the tick which
immediately precedes the instant t. It is dened relationally by its characteristic
property (current tick in Coq):
8n 2 N  8x 2 T  t
c
(n) < x  t
c
(n+ 1) , n = l
c
(x)
This function enables to access the value carried by the writer or by the bus at
the last tick of its clock.
t
c
(n) t
c
(n+ 1)
x
1
x
2
l
c
(x
1
) = n l
c
(x
2
) = n
For instance, if t
c
stands for t
b
, then l
c
(x) (noted l
b
(x) in this case) correspond
to supfn
0
j t
b
(n
0
) < xg. Thus, we have:
y
b
(x) = y
w
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b
(n)) , where n = supfn
0
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b
(n
0
) < xg
= y
w
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(x))
A clock c is dened by the functions t
c
and l
c
. In Coq the type of clock is
dened by a structure which embeds time (t
c
), lTick (l
c
) and two characteristic
properties of t
c
and l
c
, namely monotonicity and current tick.
Record Clock : Type := f
time :> nat->Time;
monotonicity : (n,n':nat)(lt n n')->(time lt (time n) (time n'));
lTick : Time->nat;
current tick :
(n:nat; t:Time)
(time lt (time n) t)/n(time le t (time (S n))) <-> n=(lTick t)
g.
The character \>" is used for the convenient mechanism of implicit coercion
provided by Coq. Suppose that c is of type Clock. c is a record and not a
function. Anyway we can apply it and Coq will instead apply the eld time f
the record c. It means we can simply write c n instead of time c n. It improves
the readability.
Some useful results about monotonicity follow from the denition of clocks:
8c;8n;8n
0
(t
c
(n) < t
c
(n
0
))) (n < n
0
)
8c;8n;8n
0
(n  n
0
)) (t
c
(n)  t
c
(n
0
))
They are stated and proved in Coq:
Lemma monotonicity inv :
(c:Clock; n,n':nat)
(time lt (c n) (c n'))->(lt n n').
Lemma monotonicity le :
(c:Clock; n,n':nat)
(le n n')->(time le (c n) (c n')).
The following lemma is a fundamental property of l
c
(lTick in Coq). It
follows from its characteristic property. It guarantees that at any time t, l
c
(t)
actually occurs after (or at the same time as) any tick n which itself occurs
before t: 8c;8n;8t; (t
c
(n) < t)) (t
c
(n)  t
c
(l
c
(t))).
Lemma following ticks :
(c:Clock; n:nat;t:Time)
(time lt (c n) t) -> (time le (c n) (c (lTick c t))).
4.2 Writer, bus and reader
Following strictly denitions from [1], the three devices are formalized as follows:
Variable tw : Clock.
Variable xw : nat->Data.
Fixpoint bw [n:nat] : bool :=
Cases n of
O => false
| (S p) => (negb (bw p))
end.
Definition yw x [t:Time] : Data := (xw (lTick tw t)).
Definition yw b [t:Time] : bool := (bw (lTick tw t)).
We assume a clock tw for the writer and a sequence of values it writes xw.
bw is the sequence of alternating booleans. It is used in order to implement the
alternating bit protocol. yw x (respectively, yw b) maps a time t 2 T to the last
written value of xw (respectively, bw) at this time t.
We assume a clock tb for the bus. We dene yb x (respectively, yb b) which
maps a time t 2 T to the last value (respectively, boolean) received by the bus
at the time t.
Variable tb : Clock.
Definition yb x [t:Time] : Data := (yw x (tb (lTick tb t))).
Definition yb b [t:Time] : bool := (yw b (tb (lTick tb t))).
We assume a clock tr for the reader. We dene x (respectively, y) to be the
nth received value (respectively, boolean) by the reader.
Variable tr : Clock.
Definition x [n:nat] : Data := (yb x (tr n)).
Definition b [n:nat] : bool := (yb b (tr n)).
4.3 Abstraction
Two kinds of abstractions are needed for the automatic proofs of the protocol.
The carried data are restricted to nitely enumerated types, and the quantitative
assumptions (6) are abstracted into event ordering assumptions (7 and 8). In our
approach, the rst abstraction is avoided (thanks to the generic type D), but we
deliberately keep the second one. It appears to be more general than the initial
statement. Indeed, whatever the respective quasi-periods of the writer, the bus
and the reader (w, b and r) may be, it ensure all written values are actually
fetched by the bus, and then read by the reader. Moreover, we aim at dening
in Coq a kind of meta-model for data-ow encodings (like the Lustre and Signal
ones proposed in [1]).
In order to be more general, and for more legibility, we did not introduce
either the counter of bit alternations detected by the reader, nor the sequence
x
r
of validated values. Actually, b must be specied only for automatic proofs
of the protocol. In this case, the written values and the read values are related,
hence the necessity to implement a mechanism for values discrimination on the
reader's side. Here, we aim at validating the protocol whatever the mechanism
b for discrimination may be. In Coq, we can relate the instants when a value
is written with the instants when a value is read. We suppose a part of the
transmitted values enables the reader to sample correctly the received values.
This is the case with b. Then, the correctness property (5) which handles values
follows.
We dene a function called read index which maps to a given reading tick
k the writing tick read index(k) corresponding to the instant (on the writer's
clock) when the writer emitted the value that can be read at the instant k (on
the reader's clock). The following gure illustrates this function:
t
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read index(k)=read index(k+1)=n read index(k+2)=n+1
This function is dened as follows:
read index :




N ! N
k 7! l
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(l
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(k))))
The moment of the kth reading tick is t
r
(k). The last tick on the bus at this time
(l
b
(t
r
(k))) occurs at t
b
(l
b
(t
r
(k))). The carried value at that time corresponds
to the value sent by the writer at its previous tick: l
w
(t
b
(l
b
(t
r
(k)))). According
to the protocol statement, we actually have the following relation:
8k 2 N; (x(k); b(k))
= y
b
(t
r
(k))
= y
w
(t
b
(l
b
(t
r
(k))))
=
 
x
w
(l
w
(t
b
(l
b
(t
r
(k))))) ; b
w
(l
w
(t
b
(l
b
(t
r
(k)))))

= (x
w
(read index(k)); b
w
(read index(k)))
Now, we focus on read index, which relates the instants when a value is written
with the instants when a value is read. To prove the correctness of the protocol,
we only have to prove that read index is increasing, and that it covers N (so
that all written values are actually read):
8k
1
; k
2
2 N; k
1
< k
2
) read index(k
1
)  read index(k
2
)
8n 2 N; 9k 2 N st: n = read index(k)
Thus, all written values are actually read (and possibly more than once) in a
correct order. Whatever the mechanism b for discrimination may be, it is possible
to validate x(0) and each x(k+1) such that b(k+1) and b(k) are dierent.
8n 2 N; 9k 2 N; st: x
w
(n) = x(k) ^ b
w
(n) = b(k)
The property (5) follows when 8k 2 N, b
w
(k+1) 6= b
w
(k). It is actually the case
with the alternating bit protocol.
4.4 Correctness of the protocol
This result holds under the specic conditions (7) and (8). We state them in
Coq with the unique following assumption:
8n 2 N; 9k 2 N; st: 
b
(n) < t
r
(k)  
b
(n+1)
It guarantees that all written values are actually fetched by the bus (
b
(n)
always exists, and 
b
(n+1) 6= 
b
(n) since there is at least one instant t
r
(k)
which occurs in between them), and all fetched values are actually read by the
reader (
b
(n) < t
r
(k)  
b
(n+1)). This assumption is illustrated by the following
picture:
t
w
(n) t
w
(n+1)
t
b
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(n)
reading of the nth value
t
b
(p
0
)
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To state this condition, we formally dene 
b
as follows:
8n 2 N; 9k 2 N; st:
8
<
:

b
(n) = t
b
(k)
^ t
w
(n) < t
b
(k)
^ 8k
0
2 N; k
0
< k ) t
b
(k
0
)  t
w
(n)
(9)
5 A formal framework for any implementation
Principles The Coq encoding of the protocol for LTTAs we described in the
previous section can be seen as a high level abstracted implementation. It is
founded on the smallest set of physical requirements (e.g. time is an abstract
domain which only comes with a reexive, transitive and total relation) and
logical requirements (e.g. no two successive writing ticks can occur without a
bus tick in between them). Thus, any other implementation must provide at
least these requirements. Its correctness then follows.
We can rene this approach by adding an intermediate level between Coq
and the analyzed implementation. This interface details the expected form of
the time domain (variable T in Coq) and its order (time le in Coq), and the
data domain (variable D in Coq). It must also make explicit the clocks, and the
rst instant 
b
(n) where the bus can fetch the nth writing. Then the hypotheses
concerning the time domain must be proved, and the assumptions concerning
the correctness must be restated. To prove the correctness of any implementation
built upon the model denoted by the intermediate level, we only have to prove
its specication implies the assumptions of its interface.
Examples Consider the manual proof of theorem 1 in [1]. It is built upon the
explicit periods w, b and r (respectively of the writer, the bus and the reader)
and the phases  and ' (respectively of the writer and the reader). The time
domain (continuous) is denoted by R. The logical statement of 
b
(9) in Coq is
implied by the functional statement 
b
(n) = b(n+  )wc + 1. In this approach,
the correctness of the protocol comes from:
w  b , and
j
w
b
k

r
b
) 8n 2 N; 9k 2 N; st: 
b
(n) < t
r
(k)  
b
(n+1)
Now, in [1], another theorem is stated in order to take into account approximately
periodic clocks. t
w
, t
b
and t
r
are restated including jitter terms 
w
and 
r
which
denote the variations within a certain bound of w and b during execution. In this
approach, the time domain and its order, the data domain and the clocks have
the same nature as in the rst approach without jitter. All we have to prove is
the following property:
w(1  2
w
)  1 , and bw(1  2
w
)c  r(1 + 2
r
)
) 8n 2 N; 9k 2 N; st: 
b
(n) < t
r
(k)  
b
(n+1)
The following picture illustrates the use of the Coq approach as a generic formal
framework to prove these two implementations:
LTTA with time : R
w; r; b;  ; '; 
w
; 
r
w; r; b;  ; '
LTTA in Coq
implies the conditions of correctness
instantiates Clock
implies hypotheses on Time
instantiates Time
5.1 LTTA in Signal
We illustrate here the same principle for the Signal solution suggested in [1]. We
rst dene the intermediate level of any synchronous data-ow approach. Then,
we show how proving the Signal implementation matches these requirements.
To any device d of a LTTA is associated a clock which provides the sampling
instants. It is possible to access a value at any time thanks to the function
l
d
associated to the device d which enables to access the value carried at the
previous tick:
time (continuous)
time (continuous)
time (continuous)
f
d
(t) f
d
(t
0
) f
d
(t
00
)
d(l
d
(t)) d(l
d
(t
00
))
l
d
l
d
l
d
fetched values f
d
clock t
d
carried values d
Data-ow synchronous approaches In these approaches, the time continuum is
abstracted. Only the notions of precedence and simultaneity are relevant. It is
therefore very simple to abstract the time domain using the sampling events.
In synchronous data-ow approaches, the clock t
d
only denes the ordered set
of sampling instants, and the carried values d are represented by a signal syn-
chronized with t
d
. In order to make it possible to fetch the carried values at any
time, we introduce a signal f
d
whose clock
1
(noted
^
f
d
) is completely free. For
that purpose, we use the cell construct of Signal. It enables to memorize the last
value carried by a given signal. f
d
can be simply dened as follows:
f
d
:= (d cell
^
f
d
) when
^
f
d
The following picture illustrates this abstraction:
f
d
f
d
f
d
fetched values f
d
clock t
d
carried values d events order
events order
events order
(free clock)
cell
cell cell
dd
This abstraction can be encoded in Coq using the translation scheme detailed
in [8].
1
in a data-ow synchronous approach, by clock we mean the ordered set of instants
where a signal is present
LTTA in Signal In the last step, we prove the specication suggested in [1]
guarantees that no two successive writing ticks can occur without a bus tick in
between them, and that no two successive 
b
can occur without a reading tick
in between them. This implies the condition for correctness, i.e. 8n 2 N; 9k 2
N; st: 
b
(n) < t
r
(k)  
b
(n+1). It can be easily proved using the Propo-
sitional Linear Temporal Logic (PLTL) also encoded in Coq [8]. This property
comes from the shift 2 process. It introduces an interleaving constraint upon the
reader and the writer clocks. The following picture illustrates this approach and
underlines the use of Coq as a general formal framework to prove de correctness:
instantiates Time
implies hypotheses on Time
instantiates Clock
implies the conditions of correctness
LTTA in Coq
LTTA with time : discrete
LTTA in Signal
6 Conclusions and future work
We gave a formal proof of the correctness of a protocol for loosely time-triggered
architectures using the Coq proof-assistant. Unlike [1], we did not have to re-
strict the model of the protocol to that of a nite-state system: we introduced a
minimal set of assumptions about physical time. Since any other implementation
of the LTTA protocol must at least guarantee these minimal requirements, our
Coq model can be used as a generic formal proof framework. We illustrated this
aspect by considering the Signal implementation of [1].
Directions of further studies comprise the specialization of our theorems by
instantiating the abstract data type for time by the type for reals provided in
Coq. Using the library of theorems and the decision procedures for reals, we
could prove the numerical property from [1]. Another direction is to consider
the verication of the synchronous data-ow implementation of the protocol. It
could be done using the formalization of Signal in Coq and its library of theorem
[8]. Finally, an attractive aspect of the use of Coq is the extraction of a reference
implementation of the protocol. The only diculty is that this protocol involves
partial function that are dicult to deal with in Coq
2
.
2
http://pauillac.inria.fr/pipermail/coq-club/2002/thread.html#569
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A Model of the LTTA protocol in SIGNAL
An overview of SIGNAL In SIGNAL, a process P consists of simultaneous equa-
tions over signals. A signal x describes a possibly innite ow of discretely-timed
values v. An equation x = fy denotes a relation between a sequence of operands
y and a sequence of results x by an operator f . Synchronous composition P jQ
consists of the simultaneous solution of the equations P and Q in time. SIGNAL
requires three primitive operators: pre references the previous value of a signal
in time (the equation x = pre y or x = y$1 initv initially denes x by v and
then by the previous value of y in time), when samples a signal (the equation
x = ywhen z denes x by y when z is true) and default merges two signals (the
equation x = y default z denes x by y when y is present and by z otherwise).
P ::= x := f y j P jQ j P=x f 2 F  fprev j v 2 V g [ fwhen; default; : : :g
As an example, we consider the denition of a counter: Count. It accepts an
input event rst and delivers the integer output val. A local variable cnt, initialized
to 0, stores the previous value of val (equation cnt := val$1 init 0). When the
event rst occurs, val is reset to 0 (i.e. 0 when rst). Otherwise, cnt is incremented
(i.e. (cnt + 1)). The activity of Count is governed by the clock of its output val
which diers from that of its input rst.
process Count = (? event rst ! integer val)
(j cnt := val$1 init 0
j val := (0 when rst) default (cnt + 1)
j) where integer cnt end;
time t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
12
rst tt tt tt tt
val 1 0 1 2 3 4 0 1 2 3 0 0
cnt 0 1 0 1 2 3 4 0 1 2 3 0
SIGNAL implementation of the LTTA The methodology used in SIGNAL to
implement the LTTA consists of the progressive and compositional renement
of the requirement expressed by theorem 1: x
r
(n) = x
w
(n);8n  0 that preserves
the property of ow equivalence: xr and xw hold the same successive values. This
yields the process ltta.
process ltta = (? boolean xw; event cw, cb, cr ! boolean xr, i, zi)
( j (xb, bb, sbw) := bus (xw, writer(xw, cw), cb)
j (xr, br, sbb) := reader (xb, bb, cr)
j (i, zi) := prove (sbb, br, cr)
j objective (sbw, sbb, cb, cr)
j) where boolean bw, xb, bb, sbw, sbb, br;
The process ltta is decomposed into its three components reader, bus and
writer connected by one-place buers. The writer accepts an input x
w
and denes
the boolean ag b
w
that will be carried along with it over the bus. The bus
forward its inputs x
w
and b
w
to the reader as the result x
b
and b
b
of a one-place
buer. The reader loads its inputs x
b
and b
b
from the bus and samples x
r
from
x
b
upon a switch of b
b
. Each of the processes reader, bus and writer operate at
independent (input) clocks c
w
, c
b
and c
r
.
process writer = (? boolean xw; event cw ! boolean bw)
( j bw ^= xw ^= cw j bw := not (bw$1 init true) j);
process bus = (? boolean xw, bw; event cb ! boolean xb, bb, sbw)
( j (xb, bb, sbw) := buer (xw, bw, cb) j );
process reader = (? boolean xb, bb; event cr ! boolean xr, br, sbb)
( j (yr, br, sbb) := buer (xb, bb, cr) j xr := yr when switch (br) j )
where boolean yr;
end;
The key switch process emits an output signal c i two successive occurrences
zb and b of the boolean ag dier (notice the importance of the initial condition:
zb must be initialized to true).
process switch = (? boolean b ! event c)
( j zb := b$1 init true j c := (when b when not zb) default (when not b when zb) j )
where boolean zb;
end;
We now detail the denition of the desynchronizing one-place buer which
simulates asynchrony. The process buer alternates between the receipt of an
input (x; b) and the emission of an output (bx; bb). The alternate process makes
these operations exclusive by using a boolean ip-op signal b (notice, again, the
importance of the initial condition: zb must be initialized to false for receive to
precede send). The process current sustains its input signals (wx;wb) and allows
to retrieve them at a given clock c.
process buer = (? boolean x, b ; event c ! boolean bx, bb, sb)
( j (sx, sb) := shift (x, b) j (bx, bb) := current (sx, sb, c) j )
where boolean sx;
process alternate = (? boolean x, sx ! )
( j x ^= when b j sx ^= when not b j b := not (b$1 init false) j)
where boolean b; end;
process shift = (? boolean x, b ! boolean sx, sb)
( j (sx, sb) := current (x, b, ^sb) j alternate (x, sx) j);
end;
process current = (? boolean wx, wb; event c ! boolean rx, rb)
( j rx := (wx cell c init false) when c j rb := (wb cell c init true) when c j );
The process buer introduces an unspecied delay (materialized by the input
clock c), hence we can synchronize it with the output of the protocol xr without
aecting the bus or the writer, and check whether they are equal.
